U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE STATEMENT

Docket Number
2207/10554

Application Number	Filing Date	Examiner	Art Unit
To Be Assigned	Herewith	To Be Assigned	To Be Assigned

Invention Title	Inventor(s)
SYSTEM AND METHOD FOR AUTOMATICALLY MAPPING STATE ELEMENTS FOR EQUIVALENCE VERIFICATION	Hoskote et al.

Assistant Commissioner
    for Patents
Washington, D.C. 20231
Box Patent Application

1.   In accordance with the duty of disclosure under 37 C.F.R. § 1.56 and in conformance with the procedures of 37 C.F.R. §§ 1.97 and 1.98 and M.P.E.P. § 609, attorneys for Applicants hereby bring the following references to the attention of the Examiner. The references are listed on the attached modified PTO form 1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the references be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

2.   A copy of each patent, publication or other information listed on the modified PTO form 1449 is enclosed, except as otherwise indicated on the modified PTO form 1449.

Dated: 3/9/01   By: _____
                              Gerard A. Messina (Reg. No. 35,952)

KENYON & KENYON
One Broadway
New York, N.Y. 10004
(212) 425-7200 (telephone)
(212) 425-5288 (facsimile)

Express Mail No.:
EL234411093US

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO FORM 1449

Atty. Docket No. 2207/10554	Serial No. To Be Assigned
Applicant(s) Hoskote et al.	
Filing Date Herewith	Group To Be Assigned

U. S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NUMBER	PATENT DATE	NAME	CLASS	SUBCLASS	FILING DATE
	5,638,381	Jun. 10, 1997	Cho et al.			
	6,141,633	Oct. 31, 2000	Iwashita et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION	
						YES	NO

OTHER DOCUMENTS

EXAMINER'S INITIALS		AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
		Hulgaard et al., *Equivalence Checking of Combinational Circuits Using Boolean Expression Diagrams*, Danish Technical Research Council.
		Cornelis A.J. van Eijk, *Formal Methods for the Verification of Digital Circuits*, dissertation dated Sept. 9, 1997, Eindhoven University of Technology, Netherlands, pgs. 1-144

EXAMINER	DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

NY01 355890 v 1